I have to agree with Gertrude upon this latter point.
Often the bottleneck is the Bus speed/capability. Two parts of the m/c may crunch data at relatively high speeds but the 'motorway' that connects them will be the bottleneck, the Bus, L1 and L2 caches on lower grade m/cs may well be the limiting factors; thus read/write times and RAM level become irrelevant.