If an unidentified failure - cpu overload due to MCAS operations - leads to an unidentified fail state - uncontrollable operation of controls - is this a system operating as expectable since the designers havent designed the system properly?
Systems analysis requires identification of all reasonably foreseeable events, and 'computer operation overload', and the resultant fail state condition must surely be one of them.